

TABLE OF CONTENTS

| | | | |
|--|---|--|----|
| Features | 1 | Pin Configuration and Function Descriptions..... | 8 |
| Applications..... | 1 | Typical Performance Characteristics | 9 |
| Functional Block Diagram | 1 | Theory of Operation | 11 |
| General Description | 1 | Isolation of Power and Data..... | 11 |
| Revision History | 2 | Charge Pump Voltage Converter | 12 |
| Specifications..... | 3 | 5.0 V Logic to EIA/TIA-232E Transmitter..... | 12 |
| Package Characteristics | 5 | EIA/TIA-232E to 5 V Logic Receiver | 12 |
| Regulatory Information (Pending) | 5 | High Baud Rate..... | 12 |
| Insulation and Safety-Related Specifications..... | 5 | Thermal Analysis | 12 |
| DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation | | PCB Layout | 13 |
| Characteristics (Pending)..... | 6 | Insulation Lifetime | 13 |
| Absolute Maximum Ratings..... | 7 | Outline Dimensions | 14 |
| ESD Caution..... | 7 | Ordering Guide | 14 |

REVISION HISTORY

9/08—Rev. 0 to Rev. A

| | |
|--|----|
| Changes to Timing Parameters in Table 1..... | 3 |
| Changes to Timing Parameters in Table 2..... | 4 |
| Changes to Ordering Guide | 14 |

7/08—Revision 0: Initial Version

SPECIFICATIONS

All voltages are relative to their respective ground; all minimum/maximum specifications apply over the entire recommended operating range; $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{ V}$ (dc-to-dc converter enabled), unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
|---|----------------|----------------|--------------|-------------------------|--|
| DC CHARACTERISTICS | | | | | |
| V_{CC} Operating Voltage Range | 4.5 | | 5.5 | V | |
| DC-to-DC Converter Enable Threshold, $V_{CC(\text{ENABLE})}$ ¹ | 4.5 | | | V | |
| DC-to-DC Converter Disable Threshold, $V_{CC(\text{DISABLE})}$ ¹ | | | 3.7 | V | |
| DC-to-DC Converter Enabled | | | | | |
| Input Supply Current, $I_{CC(\text{ENABLE})}$ | | | 110 | mA | $V_{CC} = 5.5\text{ V}$, no load |
| | | | 145 | mA | $V_{CC} = 5.5\text{ V}$, $R_L = 3\text{ k}\Omega$ |
| V_{ISO} Output ² | | 5.0 | | V | $I_{ISO} = 0\text{ }\mu\text{A}$ |
| LOGIC | | | | | |
| Transmitter Input, T_{IN} | | | | | |
| Logic Input Current, I_{TIN} | -10 | +0.01 | +10 | μA | |
| Logic Low Input Threshold, V_{TINL} | | | $0.3 V_{CC}$ | V | |
| Logic High Input Threshold, V_{TINH} | | $0.7 V_{CC}$ | | V | |
| Receiver Output, R_{OUT} | | | | | |
| Logic High Output, V_{ROUTH} | $V_{CC} - 0.1$ | V_{CC} | | V | $I_{ROUTH} = -20\text{ }\mu\text{A}$ |
| | $V_{CC} - 0.5$ | $V_{CC} - 0.3$ | | V | $I_{ROUTH} = -4\text{ mA}$ |
| Logic Low Output, V_{ROUTL} | | 0.0 | 0.1 | V | $I_{ROUTH} = 20\text{ }\mu\text{A}$ |
| | | 0.3 | 0.4 | V | $I_{ROUTH} = 4\text{ mA}$ |
| RS-232 | | | | | |
| Receiver, R_{IN} | | | | | |
| EIA-232 Input Voltage Range ³ | -30 | | +30 | V | |
| EIA-232 Input Threshold Low | 0.6 | 2.0 | | V | |
| EIA-232 Input Threshold High | | 2.1 | 2.4 | V | |
| EIA-232 Input Hysteresis | | 0.1 | | V | |
| EIA-232 Input Resistance | 3 | 5 | 7 | $\text{k}\Omega$ | |
| Transmitter, T_{OUT} | | | | | |
| Output Voltage Swing (RS-232) | ± 5 | ± 5.7 | | V | $R_L = 3\text{ k}\Omega$ to GND |
| Transmitter Output Resistance | 300 | | | Ω | $V_{ISO} = 0\text{ V}$ |
| Output Short-Circuit Current (RS-232) | | ± 12 | | mA | |
| TIMING CHARACTERISTICS | | | | | |
| Maximum Data Rate | 460 | | | kbps | $R_L = 3\text{ k}\Omega$ to $7\text{ k}\Omega$, $C_L = 50\text{ pF}$ to 1000 pF |
| Receiver Propagation Delay | | | | | |
| t_{PHL} | | 190 | | ns | |
| t_{PLH} | | 135 | | ns | |
| Transmitter Propagation Delay | | 650 | | ns | $R_L = 3\text{ k}\Omega$, $C_L = 1000\text{ pF}$ |
| Transmitter Skew | | 80 | | ns | |
| Receiver Skew | | 70 | | ns | |
| Transition Region Slew Rate ³ | 5.5 | 10 | 30 | $\text{V}/\mu\text{s}$ | +3 V to -3 V or -3 V to +3 V, $V_{CC} = +3.3\text{ V}$, $R_L = +3\text{ k}\Omega$, $C_L = 1000\text{ pF}$, $T_A = 25^\circ\text{C}$ |
| AC SPECIFICATIONS | | | | | |
| Output Rise/Fall Time, t_R/t_F (10% to 90%) | | 2.3 | | ns | $C_L = 15\text{ pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁴ | 25 | | | $\text{kV}/\mu\text{s}$ | $V_{CM} = 1\text{ kV}$, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁴ | 25 | | | $\text{kV}/\mu\text{s}$ | $V_{CM} = 1\text{ kV}$, transient magnitude = 800 V |
| ESD PROTECTION (R_{IN} And T_{OUT} PINS) | | | | | |
| | | ± 15 | | kV | Human body model air discharge |
| | | ± 8 | | kV | Human body model contact discharge |

¹ Enable/disable threshold is the V_{CC} voltage at which the internal dc-to-dc converter is enabled/disabled.

² To maintain data sheet specifications, do not draw current from V_{ISO} .

³ Guaranteed by design.

⁴ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ADM3251E

All voltages are relative to their respective ground; all minimum/maximum specifications apply over the entire recommended operating range; $T_A = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$ (dc-to-dc converter disabled), and the secondary side is powered externally by $V_{ISO} = 3.3\text{ V}$, unless otherwise noted.

Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
|---|----------------|----------------|--------------|-------------------------|--|
| DC CHARACTERISTICS | | | | | |
| V_{CC} Operating Voltage Range | 3.0 | | 3.7 | V | |
| DC-to-DC Converter Disable Threshold, $V_{CC(DISABLE)}$ ¹ | | | 3.7 | V | |
| DC-to-DC Converter Disabled | | | | | |
| V_{ISO} ² | 3.0 | | 5.5 | V | |
| Primary Side Supply Input Current, $I_{CC(DISABLE)}$ | | | 1.5 | mA | No load |
| Secondary Side Supply Input Current, $I_{ISO(DISABLE)}$ | | | 12 | mA | $V_{ISO} = 5.5\text{ V}$, $R_L = 3\text{ k}\Omega$ |
| Secondary Side Supply Input Current, $I_{ISO(DISABLE)}$ | | 6.2 | | mA | $R_L = 3\text{ k}\Omega$ |
| LOGIC | | | | | |
| Transmitter Input, T_{IN} | | | | | |
| Logic Input Current, I_{TIN} | -10 | +0.01 | +10 | μA | |
| Logic Low Input Threshold, V_{TINL} | | | 0.3 V_{CC} | V | |
| Logic High Input Threshold, V_{TINH} | 0.7 V_{CC} | | | V | |
| Receiver Output, R_{OUT} | | | | | |
| Logic High Output, V_{ROUTH} | $V_{CC} - 0.1$ | V_{CC} | | V | $I_{ROUTH} = -20\text{ }\mu\text{A}$ |
| | $V_{CC} - 0.5$ | $V_{CC} - 0.3$ | | V | $I_{ROUTH} = -4\text{ mA}$ |
| Logic Low Output, V_{ROUTL} | | 0.0 | 0.1 | V | $I_{ROUTH} = 20\text{ }\mu\text{A}$ |
| | | 0.3 | 0.4 | V | $I_{ROUTH} = 4\text{ mA}$ |
| RS-232 | | | | | |
| Receiver, R_{IN} | | | | | |
| EIA-232 Input Voltage Range ³ | -30 | | +30 | V | |
| EIA-232 Input Threshold Low | 0.6 | 1.3 | | V | |
| EIA-232 Input Threshold High | | 1.6 | 2.4 | V | |
| EIA-232 Input Hysteresis | | 0.3 | | V | |
| EIA-232 Input Resistance | 3 | 5 | 7 | $\text{k}\Omega$ | |
| Transmitter, T_{OUT} | | | | | |
| Output Voltage Swing (RS-232) | ± 5 | ± 5.7 | | V | $R_L = 3\text{ k}\Omega$ to GND |
| Transmitter Output Resistance | 300 | | | Ω | $V_{ISO} = 0\text{ V}$ |
| Output Short-Circuit Current (RS-232) | | ± 11 | | mA | |
| TIMING CHARACTERISTICS | | | | | |
| Maximum Data Rate | 460 | | | kbps | $R_L = 3\text{ k}\Omega$ to 7 $\text{k}\Omega$, $C_L = 50\text{ pF}$ to 1000 pF |
| Receiver Propagation Delay | | | | | |
| t_{PHL} | | 190 | | ns | |
| t_{PLH} | | 135 | | ns | |
| Transmitter Propagation Delay | | 650 | | ns | $R_L = 3\text{ k}\Omega$, $C_L = 1000\text{ pF}$ |
| Transmitter Skew | | 80 | | ns | |
| Receiver Skew | | 55 | | ns | |
| Transition Region Slew Rate ³ | 5.5 | 10 | 30 | $\text{V}/\mu\text{s}$ | +3 V to -3 V or -3 V to +3 V, $V_{CC} = 3.3\text{ V}$, $R_L = 3\text{ k}\Omega$, $C_L = 1000\text{ pF}$, $T_A = 25^\circ\text{C}$ |
| AC SPECIFICATIONS | | | | | |
| Output Rise/Fall Time, t_R/t_F (10% to 90%) | | 2.3 | | ns | $C_L = 15\text{ pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁴ | 25 | | | $\text{kV}/\mu\text{s}$ | $V_{CM} = 1\text{ kV}$, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁴ | 25 | | | $\text{kV}/\mu\text{s}$ | $V_{CM} = 1\text{ kV}$, transient magnitude = 800 V |
| ESD PROTECTION (R_{IN} AND T_{OUT} PINS) | | | | | |
| | | ± 15 | | kV | Human body model air discharge |
| | | ± 8 | | kV | Human body model contact discharge |

¹ Enable/disable threshold is the V_{CC} voltage at which the internal dc-to-dc converter is enabled/disabled.

² To maintain data sheet specifications, do not draw current from V_{ISO} .

³ Guaranteed by design.

⁴ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
|---------------------------------------|------------------|-----|------------------|-----|------|-----------------|
| Resistance (Input-Output) | R _{I-O} | | 10 ¹² | | Ω | f = 1 MHz |
| Capacitance (Input-Output) | C _{I-O} | | 2.2 | | pF | |
| Input Capacitance | C _I | | 4.0 | | pF | |
| IC Junction-to-Air Thermal Resistance | θ _{JA} | | 47.05 | | °C/W | |

REGULATORY INFORMATION (PENDING)

Table 4.

| UL ¹ | VDE |
|--|--|
| 1577 Component Recognition Program (Pending) Single/Basic Insulation, 2500 V rms Isolation Rating | To be certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ² Reinforced insulation, 560 V peak |

¹ In accordance with UL 1577, each ADM3251E is proof-tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 μA).

² In accordance with DIN V VDE V 0884-10, each ADM3251E is proof-tested by applying an insulation test voltage ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

| Parameter | Symbol | Value | Unit | Conditions |
|--|-------------------|-------|--------|--|
| Rated Dielectric Insulation Voltage | | 2500 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 7.7 | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(I02) | 4.16 | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) | | 0.017 | mm | Distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | | IIIa | | Material group (DIN VDE 0110, 1/89, Table 1) |
| Maximum Working Voltage Compatible with 50-Year Service Life | V _{IORM} | 425 | V peak | Continuous peak voltage across the isolation barrier |

ADM3251E

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 INSULATION CHARACTERISTICS (PENDING)

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.

Table 6.

| Description | Conditions | Symbol | Characteristic | Unit |
|--|--|------------|---------------------|--------------------|
| Installation Classification per DIN VDE 0110 For Rated Mains Voltage ≤ 150 V rms For Rated Mains Voltage ≤ 300 V rms | | | I to IV I to III | |
| Climatic Classification | | | 40/105/21 | |
| Pollution Degree (DIN VDE 0110, Table 1) | | | 2 | |
| Maximum Working Insulation Voltage | | V_{IORM} | 424 | V peak |
| Input-to-Output Test Voltage Method b1 | $V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | V_{PR} | 795 | V peak |
| Method a After Environmental Test Subgroup 1 | $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | V_{PR} | 680 | V peak |
| After Input and/or Safety Subgroup 2/Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | V_P | 510 | V peak |
| Highest Allowable Overvoltage | Transient overvoltage, $t_{TR} = 10$ sec | V_{TR} | 4000 | V peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure | | | |
| Case Temperature | | T_S | 150 | $^{\circ}\text{C}$ |
| Supply Current | | I_{S1} | 531 | mA |
| Insulation Resistance at T_S | $V_{IO} = 500$ V | R_S | $>10^9$ | Ω |

ABSOLUTE MAXIMUM RATINGS

Table 7.

| Parameter | Rating |
|---|--------------------------------------|
| V_{CC}, V_{ISO} | -0.3 V to +6 V |
| V+ | $(V_{CC} - 0.3 \text{ V})$ to +13 V |
| V- | -13 V to +0.3 V |
| Input Voltages | |
| T_{IN} | -0.3 V to $(V_{CC} + 0.3 \text{ V})$ |
| R_{IN} | $\pm 30 \text{ V}$ |
| Output Voltages | |
| T_{OUT} | $\pm 15 \text{ V}$ |
| R_{OUT} | -0.3 V to $(V_{CC} + 0.3 \text{ V})$ |
| Short-Circuit Duration | |
| T_{OUT} | Continuous |
| Power Dissipation | |
| θ_{JA} , Thermal Impedance | 47.05°C/W |
| Operating Temperature Range | |
| Industrial | -40°C to +85°C |
| Storage Temperature Range | -65°C to +150°C |
| Pb-Free Temperature (Soldering, 30 sec) | 260°C |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

ADM3251E

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|----------------|-----------------------------------|---|
| 1 | NC | No Connect. This pin should always remain unconnected. |
| 2, 3 | V _{CC} | Power Supply Input. A 0.1 μ F decoupling capacitor is required between V _{CC} and ground. When a voltage between 4.5 V and 5.5 V is applied to the V _{CC} pin, the integrated dc-to-dc converter is enabled. If this voltage is lowered to between 3.0 V and 3.7 V, the integrated dc-to-dc converter is disabled. |
| 4, 5, 6, 7, 10 | GND | Ground Pin. |
| 8 | R _{OUT} | Receiver Output. This pin outputs CMOS logic levels. |
| 9 | T _{IN} | Transmitter (Driver) Input. This pin accepts TTL/CMOS levels. |
| 11 | GND _{ISO} | Ground Reference for Isolator Primary Side. |
| 12 | V ₋ | Internally Generated Negative Supply. |
| 13, 14 | C2 ₋ , C2 ₊ | Positive and Negative Connections for Charge Pump Capacitors. External Capacitor C2 is connected between these pins; a 0.1 μ F capacitor is recommended, but larger capacitors up to 10 μ F can be used. |
| 15 | R _{IN} | Receiver Input. This input accepts RS-232 signal levels. |
| 16 | T _{OUT} | Transmitter (Driver) Output. This outputs RS-232 signal levels. |
| 17, 18 | C1 ₋ , C1 ₊ | Positive and Negative Connections for Charge Pump Capacitors. External Capacitor C1 is connected between these pins; a 0.1 μ F capacitor is recommended, but larger capacitors up to 10 μ F can be used. |
| 19 | V ₊ | Internally Generated Positive Supply. |
| 20 | V _{ISO} | Isolated Supply Voltage for Isolator Secondary Side. A 0.1 μ F decoupling capacitor is required between V _{ISO} and ground. When the integrated dc-to-dc converter is enabled, the V _{ISO} pin should not be used to power external circuitry. If the integrated dc-to-dc converter is disabled, power the secondary side by applying a voltage in the range of 3.0 V to 5.5 V to this pin. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Transmitter Output Voltage High/Low vs. Load Capacitance @ 460 kbps




Figure 6. Transmitter Output Voltage High/Low vs. Load Current




Figure 4. Transmitter Output Voltage High/Low vs. V_{CC} , $R_L = 3\text{ k}\Omega$




Figure 7. Charge Pump V_+ , V_- vs. Load Current




Figure 5. Transmitter Output Voltage High/Low vs. V_{ISO} , $R_L = 3\text{ k}\Omega$




Figure 8. Charge Pump Impedance vs. V_{CC}

ADM3251E




Figure 9. Charge Pump Impedance vs. V_{ISO}




Figure 11. 460 kbps Data Transmission




Figure 10. Primary Supply Current vs. Data Rate





Figure 12. T_{IN} Voltage Threshold vs. V_{CC}

THEORY OF OPERATION

The ADM3251E is a high speed, 2.5 kV fully isolated, single-channel RS-232 transceiver device that operates from a single power supply.

The internal circuitry consists of the following main sections:

- Isolation of power and data
- A charge pump voltage converter
- A 5.0 V logic to EIA/TIA-232E transmitter
- A EIA/TIA-232E to 5.0 V logic receiver



*5kΩ PULL-DOWN RESISTOR ON THE RS-232 INPUT.

Figure 13. Functional Block Diagram

ISOLATION OF POWER AND DATA

The ADM3251E incorporates a dc-to-dc converter section, which works on principles that are common to most modern power supply designs. V_{CC} power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power is transferred to the secondary side, where it is rectified to a high dc voltage. The power is then linearly regulated to about 5.0 V and supplied to the secondary side data section and to the V_{ISO} pin. The V_{ISO} pin should not be used to power external circuitry.

Because the oscillator runs at a constant high frequency independent of the load, excess power is internally dissipated in the output voltage regulation process. Limited space for transformer coils and components also adds to internal power dissipation. This results in low power conversion efficiency.

The ADM3251E can be operated with the dc-to-dc converter enabled or disabled. The internal dc-to-dc converter state of the ADM3251E is controlled by the input V_{CC} voltage. In normal operating mode, V_{CC} is set between 4.5 V and 5.5 V and the internal dc-to-dc converter is enabled. When/if it is desired to disable the dc-to-dc converter, lower V_{CC} to a value between 3.0 V and 3.7 V. In this mode, the user must externally supply isolated power to the V_{ISO} pin. An isolated secondary side voltage of between 3.0 V and 5.5 V and a secondary side input current, I_{ISO} , of 12 mA (maximum) is required on the V_{ISO} pin. The signal channels of the ADM3251E then continue to operate normally.

The T_{IN} pin accepts TTL/CMOS input levels. The driver input signal that is applied to the T_{IN} pin is referenced to logic ground (GND). It is coupled across the isolation barrier, inverted, and then appears at the transceiver section, referenced to isolated ground (GND_{ISO}). Similarly, the receiver input (R_{IN}) accepts RS-232 signal levels that are referenced to isolated ground. The R_{IN} input is inverted and coupled across the isolation barrier to appear at the R_{OUT} pin, referenced to logic ground.

The digital signals are transmitted across the isolation barrier using *iCoupler* technology. Chip-scale transformer windings couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer of the winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

There is hysteresis in the V_{CC} input voltage detect circuit. Once the dc-to-dc converter is active, the input voltage must be decreased below the turn-on threshold to disable the converter. This feature ensures that the converter does not go into oscillation due to noisy input power.

ADM3251E




Figure 14. Typical Operating Circuit with the DC-to-DC Converter Enabled ($V_{CC} = 4.5\text{ V to }5.5\text{ V}$)




Figure 15. Typical Operating Circuit with the DC-to-DC Converter Disabled ($V_{CC} = 3.0\text{ V to }3.7\text{ V}$)

CHARGE PUMP VOLTAGE CONVERTER

The charge pump voltage converter consists of a 200 kHz oscillator and a switching matrix. The converter generates a $\pm 10.0\text{ V}$ supply from the input 5.0 V level. This is done in two stages by using a switched capacitor technique as illustrated in Figure 16 and Figure 17. First, the 5.0 V input supply is doubled to 10.0 V by using C1 as the charge storage element. The +10.0 V level is then inverted to generate -10.0 V using C2 as the storage element. C3 is shown connected between $V+$ and V_{ISO} , but is equally effective if connected between $V+$ and GND_{ISO} .

Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be increased, if desired. Larger capacitors (up to $10\ \mu\text{F}$) can be used in place of capacitors C1, C2, C3, and C4.




Figure 16. Charge Pump Voltage Doubler




Figure 17. Charge Pump Voltage Inverter

5.0 V LOGIC TO EIA/TIA-232E TRANSMITTER

The transmitter driver converts the 5.0 V logic input levels into RS-232 output levels. When driving an RS-232 load with $V_{CC} = 5.0\text{ V}$, the output voltage swing is typically $\pm 10\text{ V}$.

EIA/TIA-232E TO 5 V LOGIC RECEIVER

The receiver is an inverting level-shifter that accepts the RS-232 input level and translates it into a 5.0 V logic output level. The input has an internal $5\text{ k}\Omega$ pull-down resistor to ground and is also protected against overvoltages of up to $\pm 30\text{ V}$. An unconnected input is pulled to 0 V by the internal $5\text{ k}\Omega$ pull-down resistor. This, therefore, results in a Logic 1 output level for an unconnected input or for an input connected to GND. The receiver has a Schmitt-trigger input with a hysteresis level of 0.1 V. This ensures error-free reception for both a noisy input and for an input with slow transition times.

HIGH BAUD RATE

The ADM3251E offers high slew rates, permitting data transmission at rates well in excess of the EIA/TIA-232E specifications. The RS-232 voltage levels are maintained at data rates up to 460 kbps.

THERMAL ANALYSIS

Each ADM3251E device consists of three internal die, attached to a split-paddle lead frame. For the purposes of thermal analysis, it is treated as a thermal unit with the highest junction temperature reflected in the θ_{JA} value from Table 7. The value of θ_{JA} is based on measurements taken with the part mounted on a JEDEC standard 4-layer PCB with fine-width traces in still air. Following the recommendations in the PCB Layout section decreases the thermal resistance to the PCB, allowing increased thermal margin at high ambient temperatures.

PCB LAYOUT

The ADM3251E requires no external circuitry for its logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 18).

The power supply section of the ADM3251E uses a 300 MHz oscillator frequency to pass power through its chip-scale transformers. In addition, the normal operation of the data section of the *i*Coupler introduces switching transients on the power supply pins. Low inductance capacitors are required to bypass noise generated at the switching frequency as well as 1 ns pulses generated by the data transfer and dc refresh circuitry. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

In cases where EMI emission is a concern, series inductance can be added to critical power and ground traces. Discrete inductors should be added to the line such that the high frequency bypass capacitors are between the inductor and the ADM3251E device pin. Inductance can be added in the form of discrete inductors or ferrite beads added to both power and ground traces. The recommended value corresponds to impedance between 50 Ω and 100 Ω at approximately 300 MHz.

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins to exceed the absolute maximum ratings of the device, thereby leading to latch-up and/or permanent damage.




Figure 18. Recommended Printed Circuit Board Layout

Because it is not possible to apply a heat sink to an isolation device, the device primarily depends on heat dissipating into the PCB through the GND pins. If the device is used at high ambient temperatures, care should be taken to provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 18 shows enlarged pads for Pin 4, Pin 5, Pin 6, Pin 7, Pin 10, and Pin 11. Multiple vias should be implemented from each of the pads to the ground plane, which significantly reduce the temperatures inside the chip. The dimensions of the expanded pads are left to the discretion of the designer and the available board space.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADM3251E.

The insulation lifetime of the ADM3251E depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 19, Figure 20, and Figure 21 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower.




Figure 19. Bipolar AC Waveform




Figure 20. Unipolar AC Waveform





Figure 21. DC Waveform Outline Dimensions

ADM3251E

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AC
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 22. 20-Lead Standard Small Outline Package [SOIC_W]
 Wide Body
 (RW-20)

Dimensions shown in millimeters and (inches)

060706-A

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|--------------------------------|-------------------|---|----------------|
| ADM3251EARWZ ¹ | -40°C to +85°C | 20-Lead Standard Small Outline Package [SOIC_W] | RW-20 |
| ADM3251EARWZ-REEL ¹ | -40°C to +85°C | 20-Lead Standard Small Outline Package [SOIC_W] | RW-20 |
| EVAL-ADM3251EEBZ ¹ | | Evaluation Board | |

¹ Z = RoHS Compliant Part.

NOTES

ADM3251E

NOTES